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ITL and Tempura are used for respectively the for 
mal specication and simulation of a large scale sys 
tem namely the general purpose multi threaded data 
ow processor EP This paper shows that this proces 
sor can be specied concisely within ITL and simulated
with Tempura But it also discusses some problems en 
countered during the specication and simulation and
indicates what should be added to solve those problems
  Introduction
There has been a considerable debate about the use
and relevance of formal methods in the development
of computing systems  both software and hardware
Some claim that formal methods oer a complete solu
tion to the problems encountered in such development
Others put the claim that formal methods are of little
or no use or that their utility is severely hindered by
their cost
However it would be overenthusiastic to claim
that a formal development technique could provide a
panacea for the problem involved in developing useful
computer systems Indeed there are too many aspects
which are not amenable to formal representation or
reasoning For example it is hard to envisage a way
in which the process of requirements elicitation could
be totally formalised it is true that some requirements
can be denoted using a formal notation and possible
inconsistencies found but the completeness of the re
quirements  with respect to clients intentions cannot
be formally proven
As digital devices are deployed in a growing number
of high integrity applications there is increased anx
iety about the dependability of such systems Fur
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thermore the rapid growth of the VLSI market has
meant that manufacturers are under pressure to deliver
increasingly complex reliable and costeective prod
ucts within a short time scale Formal techniques have
clearly had an impact on the design of safety critical
systems and have been shown to be commercially ad
vantageous as demonstrated in the production of Inmos
IMS T		 
oating point unit  We believe that using
formal techniques in the production of systems should
be viewed as a means of delivering correctness  with
respect to requirements and hence enhanced quality
One such formal technique is ITL which has been
developed over a range of years and has been applied
to a various number of systems However it has not
been applied to the design of large scale hardware sys
tems The aim of this paper is an analysis and dis
cussion of the benets of the use of ITL and its as
sociated executable language Tempura 	 for such
large scale hardware systems Our chosen hardware
is a generalpurpose multithreaded data
ow computer
known as EP  Event Processor  EP is in
tended primarily as a vehicle for exploratory research
in highperformance computer structures
   Related work
There have been a plethora of formalisms proposed
and used in conjunction with digital system specica
tion and verication A complete overview of these
formalisms is outside the scope of the present paper
however in this section we will only highlight some of
the well known formalism classes used in this eld
A number of hardware specic calculi have been de
veloped and used Some of these are supported by the
orem proving or other checking tools Barrows seminal
work on VERIFY   a Prolog program for checking
the correctness of nite state machines and Milnes
Circle  a calculus based on CCS  for specifying and
analysing circuit behaviour
General purpose logics have been proposed The

BoyerMoore theorem prover is a notable example 
Recently CLInc has demonstrated that BoyerMoore
can be used successfully for nontrivial hardware ver
ication cases Higher order logic was rst used by
Hanna and Daeche who developed the VERITAS the
orem proving system  HOL  is also a machine
oriented formulation of higher logic based on Churchs
lambda calculus
Algebraic specication languages have also been
used a notable example is the use of OBJ specica
tions with hardware OBJT  version of the lan
guage was used to specify and test hardware building
blocks UMIST OBJ  has also been used to spec
ify simple devices with theorem proving support from
REVE 
Computer hardware description languages were the
rst textual descriptive techniques to be used in the
design of hardware Examples include ELLA  and
VHDL
Many ideas originating from reactive systems theory
including temporal logics are relevant to the specica
tion and verication of synchronous and asynchronous
digital systems Although propositional temporal logic
can be used for reasoning about hardware interval
temporal logic is particularly interesting for hardware
verication
To our best knowledge there have not been any
serious attempts to specify verify and design a large
scale hardware system in interval temporal logic
  Paper Organisation
In Section  we will describe the EP processor ar
chitecture and in section  we will present an overview
of ITL and its associated programming language Tem
pura The specication and simulation of EP in ITL
are discussed in section  We give our evaluations in
section  and indicate future work
 The EP Processor
The system used in this casestudy is the Event Pro
cessor  Its processing elements are based on the
multithreaded principle in which a main memory is
available for explicit storage of data  known as static
operands in addition to the normal circulation of to
kens  
ow operands The processors are designed for
individual high speed  	MHz with   cycle instruc
tion execution with the facility for assembly into a
small multiprocessing array with shared memory The
latter aims at almost 		 loadbalancing eciency by
dynamic scheduling at instruction thread level
For the purpose of this casestudy a single process
ing element will be described as shown in gure  It
consists of a circular pipeline in which the  units com






















Figure  The EP processor
below
  The Instruction Issue unit  InstIss receives in
structions from the Cache unit It will decode these
instructions and issue these decoded instructions onto
the MI eld of the memory highway  Mhwy All in
structions consists of a Command Field and a Destina
tion Field In the case of multitarget instructions the
InstIss unit will issue the instruction once for each
destination using separate cycle for each An Inter
lock signal from the control highway  Zhwy will pre
vent any further input into the InstIss unit during this
time
 The Alu unit receives executable parcels of
work from the Stack unit via the processor highway
 Phwy These parcels consist of a command eld PI
and data operands Pda and Pdb If the PI is a logical
or arithmetic command then the Alu unit will calcu
late the loworder of the result within one cycle and
send this to the Alu unit together with the command
otherwise it will send one of the operands plus the com
mand eld to the Alu unit
 The Alu unit receives an operand and a com
mand from the Alu unit If the command is a shift
or rotate instruction it will execute it on the operand
within one cycle and send the result onto the Mda eld
of the Mhwy otherwise it will complete the highorder
 Note the Zhwy in gure  is omitted because it is connected
to each unit

of an arithmetic operation from the Alu unit and send
the result onto the Mda eld of the Mhwy
 The Memory Address unit  MemAddr receives
from the Mhwy the instruction and its 
ow operand
The MemAddr unit calculates the eective address of
the static operand This address together with the in
struction and the 
ow operand are sent to the Memory
unit
 The Memory unit will fetch the contents of the
address received from the MemAddr unit and will is
sue them  Sdb together with the instruction  SI and
the 
ow operand  Sda onto the stack highway  Shwy
 The Stack unit receives complete executable
parcels of work destined for the Alu units via the Phwy
but in order to buer variations in the rate of 
ow
between the Mhwy and Phwy the Stack unit is inter
posed If the Interlock signal from the Zhwy is present
it will store the parcel and wait until some future time
when the Phwy is clear but nothing is present on the
Shwy It will then issue any stored instruction parcels
In the absence of an Interlock signal the Stack unit will
pass the input parcel from the Shwy straight through
to the Phwy The Stack unit also plays a special role
during cache and io operations  see the description of
the IO unit
 The Cache unit receives via the Phwy instruc
tions PI The destination eld of PI is used by the
Cache unit to fetch the corresponding target instruc
tion which is sent to the InstIss unit When a tar
get instruction is requested which is not present in the
Cache unit a stream of memory accesses must be made
to ll the relevant cache block This loading function
will be performed by the IO unit
 The IO unit is an interface to an external IO
processor IOP It accesses the Memory unit by issue
ing dummy instructions together with a 
ow operand
onto the Mhwy These cause the Memory unit either to
read out a word onto Sdb or to write the 
ow operand
In the case of a read the data issued by the Memory
unit enters the Stack unit A second function per
formed by the IO unit is related to cache loading
When a target instruction is requested which is not
present in the Cache unit a stream of memory accesses
must be made to ll the relevant cache block Since
the IO unit already contains hardware for generating
memory accesses it is convenient to use the unit for
this purpose The PI eld is therefore carried into the
IO unit which contains the cache tag memory and
address comparator When a cache miss is detected by
the IO unit the Interlock signal is asserted and sev
eral consecutive memory accesses are made onto the
Mhwy The requested data is passed out of the Mem
ory unit into the Stack unit as before IO and cache
operations are identied by a special tag on the Mhwy
and Shwy this causes the Stack unit to ignore any such
data
IO transfers and cache loading each involve serial
operations and are somewhat too complex to han
dle with hardwired control The IO is therefore mi
crocoded
 Interval Temporal Logic and Tem
pura
This section describes the syntax and informal se
mantics of the Interval Temporal Logic  ITL and gives
the syntax of the executable part of ITL ie the Tem
pura language For a more succinct exposition and the
formal semantics see 	
An interval is considered to be a nite sequence of
states where a state is a mapping from variables to
their values The length of an interval is equal to one
less than the number of states in the interval  ie a
one state interval has length 	
The syntax of ITL is dened in Table  where a is a
static variable  doesnt change within an interval A
is a state variable  can change within an interval v a
static or state variable g is a function symbol p is a
predicate symbol
Table  Syntax of ITL
Expressions
exp  a j A j g exp        expn j a f
Formulas
f  p exp        expn j exp   exp j f
j f    f j v q f j skip j f   f j f

The informal semantics of the most interesting con
structs are as follows
 a f  the value of a such that f holds
 v q f  for all v such that f holds
 skip unit interval  length 
 f   f holds if the interval can be decomposed
 chopped into a prex and sux interval such
that f  holds over the prex and f over the sux
 f holds if the interval is decomposable into a
nite number of intervals such that for each of
them f holds
Frequently used abbreviations are listed in table 
Tempura is an executable subset of ITL its syn
tax resembles that of ITL It has as datastructures

Table  Frequently used abbreviations
f   f
def
  f    f
f   f
def
  p    p
f   f
def
  f   f   f   f
v q f
def
 v q f
 f
def
 skip  f  next f
 f
def
 true  f  sometimes f
 f
def
 f  always f
 f
def
  f  weak next f
if f then f  else f
def
  f   f    f   f
A  exp
def
  A  exp
more
def
   true  nonempty interval
empty
def
 more  empty interval
n f
def
  empty   f
while f do f 
def
  f   f 

  n f
repeat f until f 
def
 f   while f  do f
integers and booleans and the list construct to built
more complex ones The standard operations on
expressions are available like  	       div mod   
  or  and   The basic statements are as follows with
b a formula without temporal operators  with the
corresponding ITL construct in parentheses behind
it f  and f  f    f A  exp  A  exp
more  more empty  empty sometimes   always
  true  true  false  false if b then f  else f
 if b then f  else f while b do f  while b do f
repeat b until f  repeat b until f See 	 for more
statements With the define name p        pn  f
and define name p        pn  exp one can dene
procedures and functions  recursive denitions are
allowed
 The Specication and Simulation of
the EP
This section describes some parts of the specication
of the EP in ITL The whole specication consists of
a temporal formula of about 		 lines so this wont
be given
  The Specication
The description of the processor from which we
started to write the formal specication consisted of
what is given in section  plus a Pascal program that
simulates the processor The rst formal specication
was therefore of sequential nature ie the units of the
processor were sequentially composed This however
was not a faithful specication of the processor because
each unit should work in parallel Luckily the specica
tion was such that the transformation into a parallel
version was not so dicult Only the interlock signal
caused some diculties The specication of the pro
cessor is a big ITL formula of about 		 lines The




Stopped  Zlocka  Zlockb  Zvalid  Zioreq 




cache Phwy  Zlockb  Zlocka  Ihwy  
instis Ihwy  Zlocka  Zvalid  Zioreq 
Mhwy  Zlockb  Stopped  
alu Phwy  Zlockb  Zlocka  Zioreq 
Mhwy  Zvalid  
io IO  Phwy  Zvalid  Zlockb 
Mhwy  Zioreq  Zlocka  
mem Mhwy  Shwy  
stk Shwy  Zlockb  Zlocka  Phwy
 until Stopped

The init formula initializes the values of the vari
ables The repeat  S  until Stopped repeats
executing the S formula until Stopped is true which
is the case if an stop instruction is executed by the
processor The S formula is an    and formula of 
subformulas which means that these subformulas are
executed in parallel
 The skip formula describes that we use an interval
of two states namely the state of the processor
before and after each clock cycle
 The cache Phwy  Zlockb  Zlocka  Ihwy for
mula describes the behavior of the Cache unit It
has as inputs the processor highway Phwy and the
interlock signal which consists of the logical or of
respectively the lock signal Zlocka issued by the
IO unit and the lock signal Zlockb issued by the
InstIss unit This means that both units can lock
the pipeline The Cache outputs on the instruc
tion highway Ihwy
 The instis Ihwy  Zlocka  Zvalid  Zioreq  Mhwy 
Zlockb  Stopped formula describes the behavior of
the InstIss unit It has as inputs the instruction

highway Ihwy and the lock signal Zlocka from
the IO unit It has furthermore as input the sig
nal Zvalid from the Alu unit indicating if data
is valid and the signal Zioreq from the IO unit
indicating if it is allowed to output on the mem
ory highway Mhwy It issues also the lock signal
Zlockb for interlocking If the stop instruction is
issued the Stopped signal will be on
 The alu Phwy  Zlockb  Zlocka  Zioreq Mhwy 
Zvalid formula describes the behavior of the Alu
and Alu unit It is dened as
Aluin q  
alu Phwy  Zlockb  Zlocka  Aluin  
alu Aluin  Zlockb  Zlocka  Zioreq 
Mhwy  Zvalid

So the Alu unit has as inputs the processor
highway Phwy and the interlock signal Zlockb 
Zlocka It outputs Aluin to the Alu unit The
Alu unit has as further inputs the interlock signal
Zlockb  Zlocka and the signal Zioreq from the
IO unit indicating if it is allowed to output on the
memory highway Mhwy It outputs furthermore
the signal Zvalid indicating if the computed data
is valid
 The io IO  Phwy  Zvalid  Zlockb Mhwy  Zioreq 
Zlocka formula describes the behavior of the IO
unit It has as inputs the stream IO from the ex
ternal IO processor IOP and the processor high
way Phwy and the signal Zvalid from the Alu
unit and the lock signal Zlockb from the InstIss
unit It outputs on the memory highway Mhwy
and it generates the signal Zioreq during this out
put preventing that the Alu and the InstIss unit
generate output on the Mhwy It also generates
the lock signal Zlocka for interlock
 The mem Mhwy  Shwy formula describes the






mem Mhwy  Memin describes the Mem
Addr unit and has as input the memory high
way Mhwy and as output Memin to the Mem
ory unit The Memory unit is described by the
The current specication of the Alu units is such that Alu
computes the arithmetic and logical operations as opposed to
the informal specication of section 
mem Memin  Shwy formula and has as out
put the stack highway Shwy
 The stk Shwy  Zlockb  Zlocka  Phwy for
mula describes the behavior of the Stack unit It
has as inputs the stack highway Shwy and the in
terlock signal Zlockb  Zlocka and it outputs on
the processor highway Phwy
 The Simulation
We will simulate the execution of a small machine
code program on the processor This program consists
of two threads running in parallel on the processor
one thread subtracts from 	 the value  and the other











 X A F F

 WS F Y END
	 END STOP





The program performs the following  load 
ow F
with the value of Z  ie  and goto X and X 
 subtract from 
ow F the value of 
ow F  write
the value of 
ow F to Y and goto END  add to 
ow
F the value of 
ow F  write the value of 
ow F
to Y and goto END  stop the computation  the
variable Z  with value   the variable Y  the
variable Y The stages of the pipeline are illustrated
in gure  where
A is Cache and Alu




and the numbers correspond to the instructions
At stage  the InstIss unit gets the rst instruction
from the Cache and because the instruction has two
destinations this instruction is split into two instruc
tions   and  It rst issues the instruction with
the rst destination to the MemAddr unit  stage 
and then the same instruction with the second desti
nation  stage  Meanwhile the MemAddr has sent
the rst instruction to the Memory  stage  where the
contents of the Z variable are fetched The contents of
the 
ows and the value of the Z variable are sent to the
Stack unit  stage  and the Memory unit fetches the
contents of the Z variable for the second instruction

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Figure  The stages of the pipeline during execution
The Stack sends the rst instruction to the Alu and
the Cache  stage  The Cache fetches the destination
instruction where to the Alu unit should send the re
sult of the rst instruction  this instruction is  X
A F F
 and sends it to the InstIss unit  stage 
At stage  this instruction is sent to the MemAddr
unit together with the result of the Alu unit  
ow F
is loaded with the contents of the Z variable Mean
while the Cache has fetched the destination instruction
for the second instruction  namely  X S FF and
this is sent at stage  to the MemAddr unit together
with the result of the Alu unit  the same as the rst
instruction These two destination instructions mi
grate through the MemAddr the Memory and the
Stack unit  stages 	 towards the Alu unit and
the Cache The same procedure as before is followed
the Cache fetches the destination instruction and the
Alu unit computes the result For the rst instruction
this result is add the contents of 
ow F to the con
tents of 
ow F and write them to 
ow F  stage 
and the destination instruction is  WS F Y END
For the second instruction this result is subtract the
contents of 
ow F from 
ow F and write them to

ow F  stage  The two destination instructions
again migrate through the MemAddr and the Mem
ory unit The Memory unit writes at the arrival of the
rst instruction  stage  the contents of 
ow F to
variable Y  and at the arrival of the rst instruction
 stage  the contents of 
ow F to variable Y  The
two instructions then migrates through the Stack to
arrive at the Alu and the Cache unit  stages 
where the Cache fetches the destination instruction of
the rst instruction ie 	 END STOP and sends it to
the InstIss unit  stage  Because this is the halt in
struction the processor stops The output as generated
by the simulator is shown in the appendix
This sample machine program works ne on the pro
cessor but there is a problem This problem is you can
be observe when you execute the following program

 X AS F Y X X
 Y DCW 

This program adds  to 
ow F	 and then sends the re
sult twice to itself  it constructs a binary tree of adding
instructions
The stages of the pipeline are illustrated in gure 
Whenever an instruction enters the InstIss  B it will
be split into  instructions Because the pipeline has
a length ve this will eventually result in a situation
 for instance stage  that there is no room in the
pipeline the instruction  ie  in the Stack  E
unit will then be put on the stack In this example
because the stack is of nite length this will result
eventually in a stack over
ow This problem should
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Figure  The stages of the pipeline during execution
 Evaluation and Future Work
This section evaluates ITL and Tempura as vehi
cle for the specication and simulation of large scale
systems It also indicates future work
  Evaluation
ITL and Tempura are suitable for the specication
and simulation of the EP ie for large scale systems
But the following problems were encountered during
the specication of the processor
 In ITLTempura only integers booleans and lists
are available as datatypes One would like to have

the datastructures of Pascal like records reals
les etc Although these could be simulated using
lists it would ease usability if these datatypes
were explicitly expressed
 The units of the processor communicate with each
other over the highways This is modeled with
shared variables The use of special kind of vari
ables like channels is more appropriate Plus al
lowing communication actions to be explicitly ex
pressed
 In normal programming languages like Pascal a
program like if y then xx
 the value of x
increases by  if y and x doesnt change oth
erwise In ITLTempura the information that x
doesnt change has to be coded explicitly if y
then xx
 else xx ie one has to state ex
plicitly that a variable doesnt change If one has
to update one memory cell this will be a very
costly operation This is the socalled framing
problem
 Within ITLTempura is it hard to model timing
constrains like delay or timeout In the specica
tion of the processor each clock cycle corresponds
to a state in ITL ie the length of the interval
corresponds to the number of cycles of the proces
sor We couldnt model properties like the Alu
unit computes the result within  clock cycle
A problem that did not show up in this example is
whether to extend Tempura  the executable part of
ITL with high level constructs like the or for non
determinism The advantage is that more specica
tions become executable but a disadvantage is that the
simulator becomes then very complicated It may be
better to construct a renement tool that renes a high
level specication  written in ITL into a executable
specication  written in Tempura
 Future work
Future work will consists in extending ITLTem
pura with more datastructures and datatypes and
constructs for the description of communicating and
timing constrains Furthermore the framing problem
should be solved this will result in an increase of the
speed of the simulator because an update of the mem
ory would then only cost  statement instead of as
many as there are memory cells Also we will inves
tigate the use of the PVS system as renement
tool for high level specications written in ITL to ex
ecutable specications written in Tempura
An issue that isnt addressed in this paper is the cor
rectness of the EP ie the proof that certain proper
ties like the pipeline doesnt overwrite an unit when
there is for some reason no room in the pipeline
This kind of properties should be formalized within
ITL With the proof system of ITL these properties
then can be proven
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A Simulator output of rst example
The simulator has a more detailed output namely
the values of the registers of the various units of the
processor before the start of the cycle The format is
as follows of the output is given in table 
Table  Format of the simulator output
Cyc Zlck Zirq Zvld
NR B B B
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where NR is a positive integer B a boolean and D
one of the values 	  or   the destination index The
rst line describes the registers comprising the Alu
ie the instruction the active the 
ow and the static
operand registers The second line describes the reg
isters comprising the InstIss and the Alu The third
line describes the registers comprising the MemAddr
The fourth line describes the registers comprising the
Memory And the fth and last line describes the reg
isters comprising the Stack
The output generated by the simulator of the most
interesting cycles is given in the following table Stage
i  in gure  corresponds with cycle 	  i Variables
Z  Y  and Y  corresponds to respectively Memory lo
cations 							 						 and 						
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